https://siddharth-pro.github.io//2018/10/06/uart-achieving-timing-closure.html 2018-10-06T00:00:00+00:00 https://siddharth-pro.github.io//2018/10/21/using-microblaze-softcore-processor.html 2018-10-21T00:00:00+00:00 https://siddharth-pro.github.io//2019/01/03/verifying-designs-with-intel-altera-ips-using-questasim.html 2019-01-03T00:00:00+00:00 https://siddharth-pro.github.io//2019/01/20/simulating-altera-fifo-ip-using-uvm-in-questasim.html 2019-01-20T00:00:00+00:00 https://siddharth-pro.github.io//digitalclock.html https://siddharth-pro.github.io//i2cread.html https://siddharth-pro.github.io// https://siddharth-pro.github.io//posts/ https://siddharth-pro.github.io//projects.html https://siddharth-pro.github.io//prorisc.html https://siddharth-pro.github.io//serialfpga.html https://siddharth-pro.github.io//test.html https://siddharth-pro.github.io//text.html